

FIG. 1 PRIOR ART





FIG. 2








FIG. 4




FIG. 5






FIG. 6




FIG. 7






FIG. 8






FIG. 9










FIG. 12








FIG. 13






















IDOOKARN OSPHOR








FIG. 21





FIG. 22



All delight grows given to it would come there are a first than the state of the st



FIG. 23




FIG. 24




FIG. 25






FIG. 26




FIG. 27






FIG. 29







FIG. 30










FIG. 32







FIG. 33











FIG. 35





 OIPE





OIPE

100

The state of the s

151








21/64

FIG. 41

R1 register



c - carry


mb - reflection of the RAM mult-reader busy indication

FIG. 42

REFETCH SPR (spr index - 0)	NEXT_REFETCH	REFETCH	440
	3	1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0 5 4 3 2 1 0	
(spr index - 1)	OOR COUNT UMASK BELL REQ	N NTID CTID	442
3	3	1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0	
TRAP SPR (spr index - 2)		YTDPTD BBAARL BBA	444
3	3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5	1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0 5 4 3 2 1 0	
MINDEX SPR	INDEX2	INDEX1	•




FIG. 43









- Logic

- Flip Flop

DATA ALU

႘ SPR

SDB

DAB


8

8


FAB

က


















:



TRADEMENT

FIG. 51



TRADEMAN






FIG. 53






FIG. 54







FIG. 55



OIPE

SEP 2 4 2002

FIG. 56






FIG. 57







FIG. 58







OIPE

TRADEMIN



FIG. 61






FIG. 62






FIG. 63






FIG. 64







FIG. 65



SEP 2 LAND WELL






FIG. 67



:








:







FIG. 69














FIG. 74







FIG. 75

























FIG. 80











Rx

task scratchpad

termination

next function counters

AAL5 Vcl Rx context

ATM Rx

task

AAL5 Vcl

sal

type

Rx context

AAL5 rx

VCL lookup

ATM Rx

task static

context Internal

SRAM

HW resources area


next 5

functional block

UTOPIA Port Rx FIFO, Rx DoorBell

NP code area

scratchpad



Lookup


Table

External


SDRAM



FIG. 85




1200





PRIOR ART








FIG. 89

